



# IMI145155

CMOS LSI  
SERIAL INPUT PLL FREQUENCY SYNTHESIZER

T-50-17

## PRODUCT FEATURES

- General Purpose Applications: CATV, AM/FM Radios, Scanning Receivers, 2-Way Radios, Amateur Radios, TV Tuning
- >30 MHz Typical Input Capability @  $V_{DD} = 5V$
- On- or Off-Chip Reference Oscillator Operation with Buffered Output
- Compatible with the SPI (Serial Peripheral Interface) on CMOS MCU's
- Lock Detect Signal
- Two Open-Drain Switch Outputs
- Single Modulus/Serial Programming
- 8 User-Selectable  $\div R$  Values: 16, 512, 1024, 2048, 3668, 4096, 6144, 8192
- $\div N$  Range = 3 to 16383
- Linearized Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single-Ended (3-State), Double-Ended
- Packaging Options Include: Plastic and Ceramic Dual-In-Line, Plastic J-Leaded, and Ceramic Leadless Chip Carriers, and Small-Outline Packages. Die are available for Hybrid Applications.
- Grades Available Include: Commercial, Military Operating Range, and Military Screened

## PRODUCT DESCRIPTION


The IMI145155 is one of a family of LSI PLL frequency synthesizers from International Microcircuits. In the 18-pin ceramic or plastic dual-in-line packages, this product is pin-for-pin compatible with the MC145155, and can be used as a direct replacement with identical or superior operating characteristics. This product can be alternatively packaged to meet your needs. MIL-STD-883 screening is available for high-reliability applications.

The IMI145155 is programmed by a clocked, serial input 16-bit data stream. The device features a reference oscillator, selectable-reference divider, digital-phase detector, 14-bit programmable  $\div N$  counter, and the necessary shift register and latch circuitry for accepting the serial input data. When combined with a loop filter and VCO, the IMI145155 can provide all the remaining functions for a PLL frequency synthesizer operating to the device's frequency limit. For higher VCO frequency operation, a down mixer or a fixed divide prescaler can be used between the VCO and the IMI145155.

The IMI145155, IMI145156, IMI145157, and IMI145158 CMOS PLL frequency synthesizers have serial programmable inputs with a single or dual modulus capability, transmit/receive offsets, selection of phase detector type, and choice of reference divider integer values.

If your application requires additional features, please contact our factory. Our engineers can quickly design a product to meet your requirements.

## BLOCK DIAGRAM



T-50-17

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
DC Supply Voltage	V <sub>DD</sub>	-0.5 to +10	Vdc
Input Voltage, All Inputs	V <sub>in</sub>	-0.5 to V <sub>DD</sub> + 0.5	Vdc
Operating Temperature Range	T <sub>A</sub>	-55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

(Voltage Referenced to V<sub>SS</sub>)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V<sub>in</sub> and V<sub>out</sub> should be constrained to the range:

$$V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD}$$

Unused inputs must always be tied to an appropriate logic voltage level (either V<sub>SS</sub> or V<sub>DD</sub>).

## ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	V <sub>DD</sub>	-55°C		-40°C		25°C			85°C		125°C		Units
			Min	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Max	
Power Supply Voltage	V <sub>DD</sub>	—	3	8	3	8	3	—	8	3	8	3	8	Vdc
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	3	—	0.05	—	0.05	—	0	0.05	—	0.05	—	0.05	Vdc
		5	—	0.05	—	0.05	—	0	0.05	—	0.05	—	0.05	
V <sub>in</sub> = 0 or V <sub>DD</sub>	V <sub>OH</sub>	3	2.95	—	2.95	—	2.95	3	—	2.95	—	2.95	—	Vdc
		5	4.95	—	4.95	—	4.95	5	—	4.95	—	4.95	—	
		8	7.95	—	7.95	—	7.95	8	—	7.95	—	7.95	—	
Input Voltage V <sub>O</sub> = 2.5 or 0.5 V <sub>O</sub> = 4.5 or 0.5 V <sub>O</sub> = 7.5 or 1.5	V <sub>IL</sub>	3	—	0.9	—	0.9	—	1.35	0.9	—	0.9	—	0.9	Vdc
		5	—	1.5	—	1.5	—	2.75	1.5	—	1.5	—	1.5	
V <sub>O</sub> = 0.5 or 2.5 V <sub>O</sub> = 0.5 or 4.5 V <sub>O</sub> = 1.5 or 7.5	V <sub>IH</sub>	3	2.1	—	2.1	—	2.1	1.65	—	2.1	—	2.1	—	Vdc
		5	3.5	—	3.5	—	3.5	2.75	—	3.5	—	3.5	—	
		8	5.6	—	5.6	—	5.6	4.45	—	5.6	—	5.6	—	
Output Current V <sub>OH</sub> = 2.7 V <sub>OH</sub> = 4.6 V <sub>OH</sub> = 7.5	I <sub>OH</sub>	3	-1.6	—	-1.6	—	-1.4	-2.0	—	-0.8	—	-0.8	—	
		5	-2.4	—	-2.4	—	-2.0	-2.8	—	-1.6	—	-1.6	—	
V <sub>OL</sub> = 0.3 V <sub>OL</sub> = 0.4 V <sub>OL</sub> = 0.5	I <sub>OL</sub>	3	1.6	—	1.6	—	1.4	2.0	—	0.8	—	0.8	—	
		5	2.4	—	2.4	—	2.0	2.8	—	1.6	—	1.6	—	
		8	4.8	—	4.8	—	3.6	4.6	—	2.8	—	2.8	—	
Input Current I <sub>in</sub> , OSC <sub>in</sub> Other Inputs	I <sub>IH</sub>	8	—	±50	—	±50	—	±10	±25	—	±22	—	±22	μAdc
		8	—	±0.3	—	±0.3	—	±0.00001	±0.1	—	±1.0	—	±1.0	
Input Capacitance	C <sub>in</sub>	3-8	—	10	—	10	—	6	10	—	10	—	10	pF
Output Capacitance	C <sub>out</sub>	3-8	—	10	—	10	—	6	10	—	10	—	10	pF
3-State Leakage Current PD <sub>out</sub>	I <sub>L</sub>	8	—	±0.1	—	±0.1	—	±0.00001	±0.1	—	±10	—	±10	μAdc
Quiescent Current (Static)	I <sub>DD</sub>	8	—	150	—	150	—	40	150	—	150	—	150	μAdc

## SWITCHING CHARACTERISTICS

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ	Max	Units
Output Rise and Fall Time All Outputs	t <sub>TLH</sub> t <sub>THL</sub>	3	—	15	20	ns
		5	—	10	15	
		8	—	5	10	
Setup Time Data to Clock	t <sub>SU</sub>	3	50	20	—	ns
		5	40	10	—	
		8	30	9	—	
Clock to Enable	t <sub>SU</sub>	3	100	30	—	ns
		5	50	15	—	
		8	30	10	—	
Hold Time Clock to Data	t <sub>H</sub>	3	10	5	—	ns
		5	15	8	—	
		8	20	10	—	
Recovery Time Enable to Clock	t <sub>REC</sub>	3	10	-2	—	ns
		5	15	-3	—	
		8	20	-3	—	
Output Pulse Width PHIR, PHIV with t <sub>R</sub> in Phase with t <sub>V</sub>	t <sub>WO</sub>	3	70	250	500	ns
		5	40	150	300	
		8	30	100	200	
Input Rise and Fall Times OSC <sub>in</sub> , f <sub>in</sub>	t <sub>TLH</sub> t <sub>THL</sub>	3	—	10	5	μs
		5	—	5	2	
		8	—	2	0.5	
Input Pulse Width Clock, Enable	t <sub>W</sub>	3	60	30	—	ns
		5	50	25	—	
		8	40	20	—	

(TA = -55°C to +125°C, C<sub>L</sub> = 50 pF)

## FREQUENCY CHARACTERISTICS

Characteristic	Symbol	Division Ratio	V <sub>DD</sub>	-55°C to 125°C Max	Typical	-40°C to 85°C Max	Units
Operating Frequency f <sub>in</sub> OSC <sub>in</sub> Input=SQ Wave V <sub>DD</sub> -V <sub>SS</sub> or Sinewave 500mVP-P	f <sub>max</sub>	≥ 10	3	10	28	11	MHz
			5	15	30	17	
			8	20	30	21	
		3	3	3.5	12	4	
			5	5	16	6	
			8	8	24	9	

### PIN DESCRIPTIONS

**RA0, RA1, RA2 (Pins 18, 1, and 2)** – These three inputs establish a code defining one of eight possible divide values for the total reference divider, as defined by the table below.

Reference Address Code			Total Divide Value
RA2	RA1	RA0	
0	0	0	16
0	0	1	512
0	1	0	1024
0	1	1	2048
1	0	0	3668
1	0	1	4096
1	1	0	6144
1	1	1	8192

**$\Phi_R$ ,  $\Phi_V$  (Pins 3 and 4)** – These phase detector outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see  $PD_{out}$ ).

If frequency  $f_V$  is greater than  $f_R$  or if the phase of  $f_V$  is leading, then error information is provided by  $\Phi_V$  pulsing low.  $\Phi_R$  remains essentially high.

If the frequency of  $f_V$  is less than  $f_R$  or if the phase of  $f_V$  is lagging, then error information is provided by  $\Phi_R$  pulsing low.  $\Phi_V$  remains essentially high.

If the frequency of  $f_V = f_R$  and both are in phase, both  $\Phi_V$  and  $\Phi_R$  remain high except for a small minimum time period when both pulse low in phase.

**$V_{DD}$  (Pin 5)** – Positive power supply.

**$PD_{out}$  (Pin 6)** – Three state output of phase detector for use as loop error signal. Double-ended outputs are also available for this purpose (see  $\Phi_V$  and  $\Phi_R$ ).


Frequency  $f_V > f_R$  or  $f_V$  leading: negative pulses  
 Frequency  $f_V < f_R$  or  $f_V$  lagging: positive pulses  
 Frequency  $f_V = f_R$  and phase coincidence: High-impedance state.

**$V_{SS}$  (Pin 7)** – Circuit ground.

**LD (Pin 8)** – Lock detector signal. High level when loop is locked ( $f_R$ ,  $f_V$  same phase and frequency). Pulses low when loop is out of lock.

**$f_{in}$  (Pin 9)** – Input to the  $+N$  portion of the synthesizer,  $f_{in}$  is typically derived from the loop VCO, and is AC-coupled into Pin 9. For larger amplitude signals (standard CMOS logic levels) DC coupling may be used.

**CLOCK, DATA (Pins 10 and 11)** – Shift register clock and data input. Each low-to-high transition clocks one bit into the on-chip 16-bit shift register. The data is presented on the DATA input at the time of the positive clock transition the DATA input provides programming information for the 14-bit  $+N$  counter and the two switch signals SW1 and SW2. The entry format is as follows:



**ENABLE (Pin 12)** – When high (1) transfers contents of the shift register into the latches, and to the programmable counter inputs and the switch outputs SW1 and SW2. When low (0) inhibits the above action and allows changes to be made in the shift register data without affecting the counter programming and switch outputs. An on-chip pull-up establishes a continuously high level for ENABLE when no external signal is applied to Pin 12.


**SW1, SW2 (Pins 13 and 14)** – SW1 and SW2 provide latched open drain outputs corresponding to data bits numbers one and two. These will typically be used for band switch functions. A logic one will cause the output to assume a high-impedance state, while a logic zero will cause an output logic zero.

**$REF_{out}$  (Pin 15)** – Buffered output of on-chip reference oscillator or externally provided reference-input signal.


**$OSC_{out}$ ,  $OSC_{in}$  (Pins 16 and 17)** – These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency-setting capacitors of appropriate value must be connected from  $OSC_{in}$  to ground and  $OSC_{out}$  to ground.  $OSC_{in}$  may also serve as input for an externally generated reference signal. This signal will typically be AC coupled to  $OSC_{in}$ , but for larger amplitude signals (standard CMOS logic levels) DC coupling may also be used. In the external reference mode, no connection is required to  $OSC_{out}$ .

## CONNECTION DIAGRAMS


### DUAL-IN-LINE PACKAGES



### CHIP CARRIER



### DIE LAYOUT



NOTE: Pin numbers correspond to DIP pin-out.

### ORDERING INFORMATION

#### VALID COMBINATIONS:

- IMI145155018PB
- IMI145155020QB
- IMI145155018XB
- IMI145155018ST
- IMI145155018SK
- IMI145155020LT
- IMI145155020LK
- IMI145155000DG
- IMI145155000DQ

For detailed ordering information see page 2.